/u-boot/drivers/pci/ |
A D | pcie_rockchip.c | 260 dev_err(dev, "failed to init phy (ret=%d)\n", ret); in rockchip_pcie_init_port() 317 dev_err(dev, "failed to power on phy (ret=%d)\n", ret); in rockchip_pcie_init_port() 357 dev_err(dev, "PCIe link training gen1 timeout!\n"); in rockchip_pcie_init_port() 377 dev_err(dev, "PCIE-%d: ATR init failed\n", dev_seq(dev)); in rockchip_pcie_init_port() 398 dev_err(dev, "failed to enable vpcie3v3 (ret=%d)\n", in rockchip_pcie_set_vpcie() 407 dev_err(dev, "failed to enable vpcie1v8 (ret=%d)\n", in rockchip_pcie_set_vpcie() 416 dev_err(dev, "failed to enable vpcie0v9 (ret=%d)\n", in rockchip_pcie_set_vpcie() 449 dev_err(dev, "failed to find ep-gpios property\n"); in rockchip_pcie_parse_dt() 455 dev_err(dev, "failed to get core reset (ret=%d)\n", ret); in rockchip_pcie_parse_dt() 479 dev_err(dev, "failed to get pm reset (ret=%d)\n", ret); in rockchip_pcie_parse_dt() [all …]
|
/u-boot/drivers/remoteproc/ |
A D | stm32_copro.c | 44 dev_err(dev, "failed to get reset (%d)\n", ret); in stm32_copro_probe() 50 dev_err(dev, "failed to get hold boot (%d)\n", ret); in stm32_copro_probe() 74 dev_err(dev, "Unable to convert address %ld\n", da); in stm32_copro_device_to_virt() 80 dev_err(dev, "Unable to convert address %ld\n", da + size - 1); in stm32_copro_device_to_virt() 104 dev_err(dev, "Unable to assert hold boot (ret=%d)\n", ret); in stm32_copro_load() 110 dev_err(dev, "Unable to assert reset line (ret=%d)\n", ret); in stm32_copro_load() 137 dev_err(dev, "Unable to deassert hold boot (ret=%d)\n", ret); in stm32_copro_start() 147 dev_err(dev, "Unable to assert hold boot (ret=%d)\n", ret); in stm32_copro_start() 171 dev_err(dev, "Unable to assert hold boot (ret=%d)\n", ret); in stm32_copro_reset() 177 dev_err(dev, "Unable to assert reset line (ret=%d)\n", ret); in stm32_copro_reset()
|
A D | ti_k3_arm64_rproc.c | 86 dev_err(dev, "power_domain_on() failed: %d\n", ret); in k3_arm64_start() 105 dev_err(dev, "power_domain_on() failed: %d\n", ret); in k3_arm64_start() 140 dev_err(dev, "ti_sci get failed: %ld\n", PTR_ERR(tsp->sci)); in ti_sci_proc_of_to_priv() 146 dev_err(dev, "proc id not populated\n"); in ti_sci_proc_of_to_priv() 171 dev_err(dev, "power_domain_get() failed: %d\n", ret); in k3_arm64_of_to_priv() 177 dev_err(dev, "power_domain_get() failed: %d\n", ret); in k3_arm64_of_to_priv() 183 dev_err(dev, "clk_get failed: %d\n", ret); in k3_arm64_of_to_priv() 189 dev_err(dev, "reset_get() failed: %d\n", ret); in k3_arm64_of_to_priv() 199 dev_err(dev, "Get address failed\n"); in k3_arm64_of_to_priv()
|
A D | k3_system_controller.c | 111 dev_err(dev, "%s: Command expected 0x%x, but received 0x%x\n", in k3_sysctrler_load_response() 118 dev_err(dev, "%s: Firmware certificate authentication failed\n", in k3_sysctrler_load_response() 122 dev_err(dev, "%s: Firmware Load response Invalid %d\n", in k3_sysctrler_load_response() 143 dev_err(dev, "%s: Command expected 0x%x, but received 0x%x\n", in k3_sysctrler_boot_notification_response() 183 dev_err(dev, "%s: Firmware Loading failed. ret = %d\n", in k3_sysctrler_load() 191 dev_err(dev, "%s: Firmware Load response failed. ret = %d\n", in k3_sysctrler_load() 228 dev_err(dev, "%s: Boot Notification response failed. ret = %d\n", in k3_sysctrler_start() 263 dev_err(dev, "%s: Acquiring Tx channel failed. ret = %d\n", in k3_of_to_priv() 270 dev_err(dev, "%s: Acquiring Rx channel failed. ret = %d\n", in k3_of_to_priv() 295 dev_err(dev, "%s: Probe failed with error %d\n", __func__, ret); in k3_sysctrler_probe()
|
A D | ti_k3_r5f_rproc.c | 249 dev_err(core->dev, in k3_r5f_core_sanity_check() 256 dev_err(core->dev, in k3_r5f_core_sanity_check() 262 dev_err(core->dev, in k3_r5f_core_sanity_check() 270 dev_err(core->dev, in k3_r5f_core_sanity_check() 325 dev_err(dev, "R5f prepare failed for core %d\n", in k3_r5f_load() 334 dev_err(dev, "Loading elf failedi %d\n", ret); in k3_r5f_load() 357 dev_err(core->dev, "Core %d failed to stop\n", in k3_r5f_core_halt() 370 dev_err(core->dev, "Core %d failed to start\n", in k3_r5f_core_run() 658 dev_err(dev, "Proc IDs not populated %d\n", ret); in ti_sci_proc_of_to_priv() 718 dev_err(dev, "%s bus address not found\n", in k3_r5f_core_of_get_memories() [all …]
|
/u-boot/drivers/adc/ |
A D | stm32-adc-core.c | 71 dev_err(dev, "No bclk clock found\n"); in stm32h7_adc_clk_sel() 87 dev_err(dev, "Invalid aclk rate: 0\n"); in stm32h7_adc_clk_sel() 107 dev_err(dev, "Invalid bus clock rate: 0\n"); in stm32h7_adc_clk_sel() 123 dev_err(dev, "clk selection failed\n"); in stm32h7_adc_clk_sel() 149 dev_err(dev, "can't get address\n"); in stm32_adc_core_probe() 155 dev_err(dev, "can't get vref-supply: %d\n", ret); in stm32_adc_core_probe() 161 dev_err(dev, "can't get vref-supply value: %d\n", ret); in stm32_adc_core_probe() 170 dev_err(dev, "Can't enable aclk: %d\n", ret); in stm32_adc_core_probe() 179 dev_err(dev, "Can't enable bclk: %d\n", ret); in stm32_adc_core_probe()
|
A D | stm32-adc.c | 104 dev_err(dev, "Failed to enable vreg: %d\n", ret); in stm32_adc_start_channel() 118 dev_err(dev, "Failed to enable ADC: %d\n", ret); in stm32_adc_start_channel() 148 dev_err(dev, "Requested channel is not active!\n"); in stm32_adc_channel_data() 156 dev_err(dev, "conversion timed out: %d\n", ret); in stm32_adc_channel_data() 176 dev_err(dev, "can't get st,adc-channels: %d\n", ret); in stm32_adc_chan_of_init() 182 dev_err(dev, "too many st,adc-channels: %d\n", num_channels); in stm32_adc_chan_of_init() 188 dev_err(dev, "can't read st,adc-channels: %d\n", ret); in stm32_adc_chan_of_init() 194 dev_err(dev, "bad channel %u\n", chans[i]); in stm32_adc_chan_of_init() 216 dev_err(dev, "Can't read reg property\n"); in stm32_adc_probe()
|
/u-boot/drivers/net/ |
A D | dwmac_socfpga.c | 39 dev_err(dev, "Failed to get syscon: %d\n", ret); in dwmac_socfpga_of_to_plat() 44 dev_err(dev, "Invalid number of syscon args\n"); in dwmac_socfpga_of_to_plat() 51 dev_err(dev, "Failed to get regmap: %d\n", ret); in dwmac_socfpga_of_to_plat() 57 dev_err(dev, "Failed to get regmap range\n"); in dwmac_socfpga_of_to_plat() 82 dev_err(dev, "Failed to set PHY register via SMC call\n"); in dwmac_socfpga_do_setphy() 113 dev_err(dev, "Unsupported PHY mode\n"); in dwmac_socfpga_probe() 119 dev_err(dev, "Failed to get reset: %d\n", ret); in dwmac_socfpga_probe()
|
/u-boot/drivers/usb/host/ |
A D | ehci-generic.c | 50 dev_err(dev, "Error enabling VBUS supply\n"); in ehci_enable_vbus_supply() 103 dev_err(dev, "failed to enable clock %d\n", i); in ehci_usb_probe() 111 dev_err(dev, "failed to get clock phandle(%d)\n", in ehci_usb_probe() 133 dev_err(dev, "failed to deassert reset %d\n", in ehci_usb_probe() 142 dev_err(dev, "failed to get reset phandle(%d)\n", in ehci_usb_probe() 169 dev_err(dev, "failed to shutdown usb phy\n"); in ehci_usb_probe() 174 dev_err(dev, "failed to disable VBUS supply\n"); in ehci_usb_probe() 179 dev_err(dev, "failed to assert all resets\n"); in ehci_usb_probe() 183 dev_err(dev, "failed to disable all clocks\n"); in ehci_usb_probe()
|
A D | ohci-generic.c | 38 dev_err(dev, "failed to get usb phy\n"); in ohci_setup_phy() 103 dev_err(dev, "failed to enable clock %d\n", i); in ohci_usb_probe() 110 dev_err(dev, "failed to get clock phandle(%d)\n", clock_nb); in ohci_usb_probe() 131 dev_err(dev, "failed to deassert reset %d\n", i); in ohci_usb_probe() 138 dev_err(dev, "failed to get reset phandle(%d)\n", reset_nb); in ohci_usb_probe() 155 dev_err(dev, "failed to shutdown usb phy\n"); in ohci_usb_probe() 160 dev_err(dev, "failed to assert all resets\n"); in ohci_usb_probe() 164 dev_err(dev, "failed to disable all clocks\n"); in ohci_usb_probe()
|
/u-boot/drivers/phy/ |
A D | mt7620-usb-phy.c | 37 dev_err(_phy->dev, in mt7620_usb_phy_power_on() 67 dev_err(dev, "mt7620_usbphy: sysc property not found\n"); in mt7620_usb_phy_probe() 74 dev_err(dev, "mt7620_usbphy: failed to sysc device\n"); in mt7620_usb_phy_probe() 80 dev_err(dev, "mt7620_usbphy: failed to get clocks\n"); in mt7620_usb_phy_probe() 86 dev_err(dev, "mt7620_usbphy: failed to get reset control\n"); in mt7620_usb_phy_probe()
|
A D | phy-ti-am654.c | 110 dev_err(dev, "unable to find syscon device\n"); in serdes_am654_mux_clk_probe() 116 dev_err(dev, "Fail to get Syscon regmap\n"); in serdes_am654_mux_clk_probe() 124 dev_err(dev, "Failed to obtain parent clocks\n"); in serdes_am654_mux_clk_probe() 258 dev_err(x->dev, "Failed to enable PLL\n"); in serdes_am654_power_on() 264 dev_err(x->dev, "Failed to enable TX RX\n"); in serdes_am654_power_on() 321 dev_err(x->dev, "Invalid DT PHY argument count: %d\n", in serdes_am654_of_xlate() 327 dev_err(x->dev, "Unrecognized PHY type: %d\n", in serdes_am654_of_xlate() 350 dev_err(dev, "%s: not able to bind clock driver\n", __func__); in serdes_am654_bind() 373 dev_err(dev, "unable to find syscon device\n"); in serdes_am654_probe() 381 dev_err(dev, "failed to get power domain\n"); in serdes_am654_probe() [all …]
|
/u-boot/drivers/net/ti/ |
A D | am65-cpsw-nuss.c | 277 dev_err(common->dev, in am65_cpsw_gmii_sel_k3() 308 dev_err(dev, "TX dma get failed %d\n", ret); in am65_cpsw_start() 313 dev_err(dev, "RX dma get failed %d\n", ret); in am65_cpsw_start() 388 dev_err(dev, "mac_sl reset failed\n"); in am65_cpsw_start() 395 dev_err(dev, "phy_startup failed\n"); in am65_cpsw_start() 416 dev_err(dev, "mac_sl idle timeout\n"); in am65_cpsw_start() 433 dev_err(dev, "%s end error\n", __func__); in am65_cpsw_start() 499 dev_err(dev, "mac_sl idle timeout\n"); in am65_cpsw_stop() 577 dev_err(dev, "phy_connect() failed\n"); in am65_cpsw_phy_init() 712 dev_err(dev, "%s: invalid port_id (%d)\n", in am65_cpsw_probe_cpsw() [all …]
|
/u-boot/drivers/phy/rockchip/ |
A D | phy-rockchip-pcie.c | 102 dev_err(phy->dev, "failed to assert phy reset\n"); in rockchip_pcie_phy_power_on() 123 dev_err(phy->dev, "pll lock timeout!\n"); in rockchip_pcie_phy_power_on() 137 dev_err(phy->dev, "pll output enable timeout!\n"); in rockchip_pcie_phy_power_on() 153 dev_err(phy->dev, "pll relock timeout!\n"); in rockchip_pcie_phy_power_on() 177 dev_err(phy->dev, "failed to assert phy reset\n"); in rockchip_pcie_phy_power_off() 191 dev_err(phy->dev, "failed to enable refclk clock\n"); in rockchip_pcie_phy_init() 197 dev_err(phy->dev, "failed to assert phy reset\n"); in rockchip_pcie_phy_init() 238 dev_err(dev, "failed to get refclk clock phandle\n"); in rockchip_pcie_phy_probe() 244 dev_err(dev, "failed to get phy reset phandle\n"); in rockchip_pcie_phy_probe()
|
A D | phy-rockchip-snps-pcie3.c | 109 dev_err(dev, "failed to find rockchip,phy_grf regmap\n"); in rockchip_p3phy_probe() 115 dev_err(dev, "no phy reset control specified\n"); in rockchip_p3phy_probe() 121 dev_err(dev, "failed to find ref clock M\n"); in rockchip_p3phy_probe() 127 dev_err(dev, "failed to find ref clock N\n"); in rockchip_p3phy_probe() 133 dev_err(dev, "failed to find pclk\n"); in rockchip_p3phy_probe()
|
/u-boot/drivers/ufs/ |
A D | ufs.c | 178 dev_err(hba->dev, in ufshcd_send_uic_cmd() 201 dev_err(hba->dev, in ufshcd_send_uic_cmd() 442 dev_err(hba->dev, in ufshcd_make_hba_operational() 1011 dev_err(hba->dev, in ufshcd_query_flag() 1021 dev_err(hba->dev, in ufshcd_query_flag() 1053 dev_err(hba->dev, in ufshcd_query_flag_retry() 1346 dev_err(hba->dev, in ufshcd_uic_pwr_ctrl() 1733 dev_err(hba->dev, in ufshcd_change_power_mode() 1781 dev_err(hba->dev, in ufshcd_complete_dev_init() 1794 dev_err(hba->dev, in ufshcd_complete_dev_init() [all …]
|
/u-boot/drivers/clk/ti/ |
A D | clk-am3-dpll.c | 97 dev_err(clk->dev, "failed bypassing dpll\n"); in clk_ti_am3_dpll_set_rate() 117 dev_err(clk->dev, "failed locking dpll\n"); in clk_ti_am3_dpll_set_rate() 169 dev_err(dev, "failed to release bypass clock\n"); in clk_ti_am3_dpll_remove() 175 dev_err(dev, "failed to release reference clock\n"); in clk_ti_am3_dpll_remove() 189 dev_err(dev, "failed to get reference clock\n"); in clk_ti_am3_dpll_probe() 195 dev_err(dev, "failed to get bypass clock\n"); in clk_ti_am3_dpll_probe() 212 dev_err(dev, "failed to get clkmode register\n"); in clk_ti_am3_dpll_of_to_plat() 220 dev_err(dev, "failed to get idlest register\n"); in clk_ti_am3_dpll_of_to_plat() 228 dev_err(dev, "failed to get clksel register\n"); in clk_ti_am3_dpll_of_to_plat()
|
A D | clk-sci.c | 91 dev_err(clk->dev, "%s: get_freq failed (%d)\n", __func__, ret); in ti_sci_clk_get_rate() 115 dev_err(clk->dev, "%s: set_freq failed (%d)\n", __func__, ret); in ti_sci_clk_set_rate() 138 dev_err(clk->dev, "%s: get_num_parents failed (%d)\n", in ti_sci_clk_set_parent() 143 dev_err(clk->dev, "%s: clock has no settable parents!\n", in ti_sci_clk_set_parent() 151 dev_err(clk->dev, "%s: invalid parent clock!\n", __func__); in ti_sci_clk_set_parent() 158 dev_err(clk->dev, "%s: set_parent failed (%d)\n", __func__, in ti_sci_clk_set_parent() 179 dev_err(clk->dev, "%s: put_clock failed (%d)\n", __func__, ret); in ti_sci_clk_enable() 196 dev_err(clk->dev, "%s: idle_clock failed (%d)\n", __func__, in ti_sci_clk_disable()
|
/u-boot/drivers/ram/k3-j721e/ |
A D | k3-j721e-ddrss.c | 129 dev_err(ddrss->dev, "power_domain_on() failed: %d\n", ret); in j721e_ddrss_power_on() 152 dev_err(dev, "No reg property for DDRSS wrapper logic\n"); in j721e_ddrss_ofdata_to_priv() 159 dev_err(dev, "No reg property for CTRL MMR\n"); in j721e_ddrss_ofdata_to_priv() 166 dev_err(dev, "power_domain_get() failed: %d\n", ret); in j721e_ddrss_ofdata_to_priv() 172 dev_err(dev, "power_domain_get() failed: %d\n", ret); in j721e_ddrss_ofdata_to_priv() 178 dev_err(dev, "clk get failed%d\n", ret); in j721e_ddrss_ofdata_to_priv() 182 dev_err(dev, "clk get failed for osc clk %d\n", ret); in j721e_ddrss_ofdata_to_priv() 186 dev_err(dev, "ddr freq1 not populated %d\n", ret); in j721e_ddrss_ofdata_to_priv() 190 dev_err(dev, "ddr freq2 not populated %d\n", ret); in j721e_ddrss_ofdata_to_priv() 194 dev_err(dev, "ddr fhs cnt not populated %d\n", ret); in j721e_ddrss_ofdata_to_priv() [all …]
|
/u-boot/drivers/misc/ |
A D | esm_pmic.c | 40 dev_err(dev, "clearing ESM irqs failed: %d\n", ret); in pmic_esm_probe() 47 dev_err(dev, "setting ESM mode failed: %d\n", ret); in pmic_esm_probe() 53 dev_err(dev, "starting ESM failed: %d\n", ret); in pmic_esm_probe()
|
/u-boot/drivers/firmware/ |
A D | ti_sci.c | 359 dev_err(info->dev, "Mbox send fail %d\n", ret); in cmd_set_board_config_using_msg() 519 dev_err(info->dev, "Mbox send fail %d\n", ret); in ti_sci_set_device_state() 574 dev_err(info->dev, "Mbox send fail %d\n", ret); in ti_sci_set_device_state_no_wait() 622 dev_err(info->dev, "Mbox send fail %d\n", ret); in ti_sci_get_device_state() 911 dev_err(info->dev, "Mbox send fail %d\n", ret); in ti_sci_cmd_set_device_resets() 982 dev_err(info->dev, "Mbox send fail %d\n", ret); in ti_sci_set_clock_state() 1039 dev_err(info->dev, "Mbox send fail %d\n", ret); in ti_sci_cmd_get_clock_state() 1256 dev_err(info->dev, "Mbox send fail %d\n", ret); in ti_sci_cmd_clk_set_parent() 1308 dev_err(info->dev, "Mbox send fail %d\n", ret); in ti_sci_cmd_clk_get_parent() 1363 dev_err(info->dev, "Mbox send fail %d\n", ret); in ti_sci_cmd_clk_get_num_parents() [all …]
|
/u-boot/drivers/video/ti/ |
A D | tilcdc.c | 144 dev_err(dev, "failed to find a divisor\n"); in tilcdc_set_pixel_clk_rate() 188 dev_err(dev, "failed to get panel\n"); in tilcdc_probe() 194 dev_err(dev, "failed to get display timing\n"); in tilcdc_probe() 212 dev_err(dev, "failed to get panel info\n"); in tilcdc_probe() 222 dev_err(dev, "invalid seting, bpp: %d\n", info.bpp); in tilcdc_probe() 234 dev_err(dev, "invalid setting, dma-burst-sz: %d\n", in tilcdc_probe() 241 dev_err(dev, "failed to get lcd_gclk device\n"); in tilcdc_probe() 253 dev_err(dev, "failed to set pixel clock rate\n"); in tilcdc_probe() 272 dev_err(dev, "failed to set %s clock as %s's parent\n", in tilcdc_probe() 380 dev_err(dev, "failed to enable panel backlight\n"); in tilcdc_probe() [all …]
|
/u-boot/drivers/firmware/scmi/ |
A D | mailbox_agent.c | 46 dev_err(dev, "Message send failed: %d\n", ret); in scmi_mbox_process_msg() 53 dev_err(dev, "Response failed: %d, abort\n", ret); in scmi_mbox_process_msg() 74 dev_err(dev, "Failed to find mailbox: %d\n", ret); in scmi_mbox_probe() 80 dev_err(dev, "Failed to get shm resources: %d\n", ret); in scmi_mbox_probe()
|
/u-boot/drivers/smem/ |
A D | msm_smem.c | 357 dev_err(smem->dev, in qcom_smem_alloc_private() 444 dev_err(__smem->dev, in qcom_smem_alloc() 641 dev_err(smem->dev, in qcom_smem_get_ptable() 721 dev_err(smem->dev, in qcom_smem_set_global_partition() 766 dev_err(smem->dev, in qcom_smem_enumerate_partitions() 773 dev_err(smem->dev, in qcom_smem_enumerate_partitions() 785 dev_err(smem->dev, in qcom_smem_enumerate_partitions() 791 dev_err(smem->dev, in qcom_smem_enumerate_partitions() 797 dev_err(smem->dev, in qcom_smem_enumerate_partitions() 803 dev_err(smem->dev, in qcom_smem_enumerate_partitions() [all …]
|
/u-boot/drivers/video/stm32/ |
A D | stm32_dsi.c | 352 dev_err(dev, "panel device error %d\n", ret); in stm32_dsi_attach() 367 dev_err(dev, "decode display timing error %d\n", ret); in stm32_dsi_attach() 374 dev_err(dev, "No video dsi host detected %d\n", ret); in stm32_dsi_attach() 381 dev_err(dev, "failed to initialize mipi dsi host\n"); in stm32_dsi_attach() 395 dev_err(dev, "panel %s enable backlight error %d\n", in stm32_dsi_set_backlight() 402 dev_err(dev, "failed to enable mipi dsi host\n"); in stm32_dsi_set_backlight() 433 dev_err(dev, "dsi dt register address error\n"); in stm32_dsi_probe() 441 dev_err(dev, "Warning: cannot get phy dsi supply\n"); in stm32_dsi_probe() 454 dev_err(dev, "peripheral clock get error %d\n", ret); in stm32_dsi_probe() 460 dev_err(dev, "peripheral clock enable error %d\n", ret); in stm32_dsi_probe() [all …]
|