Home
last modified time | relevance | path

Searched refs:pllm (Results 1 – 8 of 8) sorted by relevance

/u-boot/arch/arm/mach-davinci/
A Dcpu.c39 int pllm; in clk_get() local
62 pllm = readl(pll_base + PLLC_PLLM) + 1; in clk_get()
65 pll_out *= pllm; in clk_get()
A Dda850_lowlevel.c90 writel(pllmult, &reg->pllm); in da850_pll_init()
/u-boot/arch/arm/mach-davinci/include/mach/
A Ddm365_lowlevel.h17 int dm365_pll2_init(unsigned long pllm, unsigned long prediv);
A Dpll_defs.h18 unsigned int pllm; /* 0x110 */ member
A Dhardware.h204 dv_reg pllm; member
/u-boot/arch/arm/mach-keystone/
A Dclock.c63 u32 pllm, plld, bwadj; in configure_mult_div() local
65 pllm = data->pll_m - 1; in configure_mult_div()
70 pllctl_reg_write(data->pll, mult, pllm & PLLM_MULT_LO_MASK); in configure_mult_div()
74 pllm << CFG_PLLCTL0_PLLM_SHIFT); in configure_mult_div()
/u-boot/drivers/clk/
A Dclk_stm32f.c281 u16 pllm, pllsain; in stm32_clk_get_pllsai_vco_rate() local
283 pllm = (readl(&regs->pllcfgr) & RCC_PLLCFGR_PLLM_MASK); in stm32_clk_get_pllsai_vco_rate()
287 return ((priv->hse_rate / pllm) * pllsain); in stm32_clk_get_pllsai_vco_rate()
404 u16 pllm, plln, pllp, pllq; in stm32_clk_get_rate() local
408 pllm = (readl(&regs->pllcfgr) & RCC_PLLCFGR_PLLM_MASK); in stm32_clk_get_rate()
415 vco = (priv->hse_rate / pllm) * plln; in stm32_clk_get_rate()
/u-boot/drivers/clk/altera/
A Dclk-agilex.c202 static u32 calc_vocalib_pll(u32 pllm, u32 pllglob) in calc_vocalib_pll() argument
206 mdiv = pllm & CLKMGR_PLLM_MDIV_MASK; in calc_vocalib_pll()

Completed in 56 milliseconds