1[
2    {
3        "PublicDescription": "Instruction architecturally executed, Condition code check pass, software increment",
4        "EventCode": "0x00",
5        "EventName": "SW_INCR",
6        "BriefDescription": "Instruction architecturally executed, Condition code check pass, software increment"
7    },
8    {
9        "PublicDescription": "Level 1 instruction cache refill",
10        "EventCode": "0x01",
11        "EventName": "L1I_CACHE_REFILL",
12        "BriefDescription": "Level 1 instruction cache refill"
13    },
14    {
15        "PublicDescription": "Attributable Level 1 instruction TLB refill",
16        "EventCode": "0x02",
17        "EventName": "L1I_TLB_REFILL",
18        "BriefDescription": "Attributable Level 1 instruction TLB refill"
19    },
20    {
21        "PublicDescription": "Level 1 data cache refill",
22        "EventCode": "0x03",
23        "EventName": "L1D_CACHE_REFILL",
24        "BriefDescription": "Level 1 data cache refill"
25    },
26    {
27        "PublicDescription": "Level 1 data cache access",
28        "EventCode": "0x04",
29        "EventName": "L1D_CACHE",
30        "BriefDescription": "Level 1 data cache access"
31    },
32    {
33        "PublicDescription": "Attributable Level 1 data TLB refill",
34        "EventCode": "0x05",
35        "EventName": "L1D_TLB_REFILL",
36        "BriefDescription": "Attributable Level 1 data TLB refill"
37    },
38    {
39        "PublicDescription": "Instruction architecturally executed",
40        "EventCode": "0x08",
41        "EventName": "INST_RETIRED",
42        "BriefDescription": "Instruction architecturally executed"
43    },
44    {
45        "PublicDescription": "Exception taken",
46        "EventCode": "0x09",
47        "EventName": "EXC_TAKEN",
48        "BriefDescription": "Exception taken"
49    },
50    {
51        "PublicDescription": "Instruction architecturally executed, condition check pass, exception return",
52        "EventCode": "0x0a",
53        "EventName": "EXC_RETURN",
54        "BriefDescription": "Instruction architecturally executed, condition check pass, exception return"
55    },
56    {
57        "PublicDescription": "Instruction architecturally executed, condition code check pass, write to CONTEXTIDR",
58        "EventCode": "0x0b",
59        "EventName": "CID_WRITE_RETIRED",
60        "BriefDescription": "Instruction architecturally executed, condition code check pass, write to CONTEXTIDR"
61    },
62    {
63        "PublicDescription": "Mispredicted or not predicted branch speculatively executed",
64        "EventCode": "0x10",
65        "EventName": "BR_MIS_PRED",
66        "BriefDescription": "Mispredicted or not predicted branch speculatively executed"
67    },
68    {
69        "PublicDescription": "Cycle",
70        "EventCode": "0x11",
71        "EventName": "CPU_CYCLES",
72        "BriefDescription": "Cycle"
73    },
74    {
75        "PublicDescription": "Predictable branch speculatively executed",
76        "EventCode": "0x12",
77        "EventName": "BR_PRED",
78        "BriefDescription": "Predictable branch speculatively executed"
79    },
80    {
81        "PublicDescription": "Data memory access",
82        "EventCode": "0x13",
83        "EventName": "MEM_ACCESS",
84        "BriefDescription": "Data memory access"
85    },
86    {
87        "PublicDescription": "Attributable Level 1 instruction cache access",
88        "EventCode": "0x14",
89        "EventName": "L1I_CACHE",
90        "BriefDescription": "Attributable Level 1 instruction cache access"
91    },
92    {
93        "PublicDescription": "Attributable Level 1 data cache write-back",
94        "EventCode": "0x15",
95        "EventName": "L1D_CACHE_WB",
96        "BriefDescription": "Attributable Level 1 data cache write-back"
97    },
98    {
99        "PublicDescription": "Level 2 data cache access",
100        "EventCode": "0x16",
101        "EventName": "L2D_CACHE",
102        "BriefDescription": "Level 2 data cache access"
103    },
104    {
105        "PublicDescription": "Level 2 data refill",
106        "EventCode": "0x17",
107        "EventName": "L2D_CACHE_REFILL",
108        "BriefDescription": "Level 2 data refill"
109    },
110    {
111        "PublicDescription": "Attributable Level 2 data cache write-back",
112        "EventCode": "0x18",
113        "EventName": "L2D_CACHE_WB",
114        "BriefDescription": "Attributable Level 2 data cache write-back"
115    },
116    {
117        "PublicDescription": "Attributable Bus access",
118        "EventCode": "0x19",
119        "EventName": "BUS_ACCESS",
120        "BriefDescription": "Attributable Bus access"
121    },
122    {
123        "PublicDescription": "Local memory error",
124        "EventCode": "0x1a",
125        "EventName": "MEMORY_ERROR",
126        "BriefDescription": "Local memory error"
127    },
128    {
129        "PublicDescription": "Operation speculatively executed",
130        "EventCode": "0x1b",
131        "EventName": "INST_SPEC",
132        "BriefDescription": "Operation speculatively executed"
133    },
134    {
135        "PublicDescription": "Instruction architecturally executed, Condition code check pass, write to TTBR",
136        "EventCode": "0x1c",
137        "EventName": "TTBR_WRITE_RETIRED",
138        "BriefDescription": "Instruction architecturally executed, Condition code check pass, write to TTBR"
139    },
140    {
141        "PublicDescription": "Bus cycle",
142        "EventCode": "0x1D",
143        "EventName": "BUS_CYCLES",
144        "BriefDescription": "Bus cycle"
145    },
146    {
147        "PublicDescription": "Attributable Level 2 data cache allocation without refill",
148        "EventCode": "0x20",
149        "EventName": "L2D_CACHE_ALLOCATE",
150        "BriefDescription": "Attributable Level 2 data cache allocation without refill"
151    },
152    {
153        "PublicDescription": "Instruction architecturally executed, branch",
154        "EventCode": "0x21",
155        "EventName": "BR_RETIRED",
156        "BriefDescription": "Instruction architecturally executed, branch"
157    },
158    {
159        "PublicDescription": "Instruction architecturally executed, mispredicted branch",
160        "EventCode": "0x22",
161        "EventName": "BR_MIS_PRED_RETIRED",
162        "BriefDescription": "Instruction architecturally executed, mispredicted branch"
163    },
164    {
165        "PublicDescription": "No operation issued because of the frontend",
166        "EventCode": "0x23",
167        "EventName": "STALL_FRONTEND",
168        "BriefDescription": "No operation issued because of the frontend"
169    },
170    {
171        "PublicDescription": "No operation issued due to the backend",
172        "EventCode": "0x24",
173        "EventName": "STALL_BACKEND",
174        "BriefDescription": "No operation issued due to the backend"
175    },
176    {
177        "PublicDescription": "Attributable Level 1 data or unified TLB access",
178        "EventCode": "0x25",
179        "EventName": "L1D_TLB",
180        "BriefDescription": "Attributable Level 1 data or unified TLB access"
181    },
182    {
183        "PublicDescription": "Attributable Level 1 instruction TLB access",
184        "EventCode": "0x26",
185        "EventName": "L1I_TLB",
186        "BriefDescription": "Attributable Level 1 instruction TLB access"
187    },
188    {
189        "PublicDescription": "Attributable Level 3 data cache allocation without refill",
190        "EventCode": "0x29",
191        "EventName": "L3D_CACHE_ALLOCATE",
192        "BriefDescription": "Attributable Level 3 data cache allocation without refill"
193    },
194    {
195        "PublicDescription": "Attributable Level 3 data cache refill",
196        "EventCode": "0x2A",
197        "EventName": "L3D_CACHE_REFILL",
198        "BriefDescription": "Attributable Level 3 data cache refill"
199    },
200    {
201        "PublicDescription": "Attributable Level 3 data cache access",
202        "EventCode": "0x2B",
203        "EventName": "L3D_CACHE",
204        "BriefDescription": "Attributable Level 3 data cache access"
205    },
206    {
207        "PublicDescription": "Attributable Level 2 data TLB refill",
208        "EventCode": "0x2D",
209        "EventName": "L2D_TLB_REFILL",
210        "BriefDescription": "Attributable Level 2 data TLB refill"
211    },
212    {
213        "PublicDescription": "Attributable Level 2 instruction TLB refill.",
214        "EventCode": "0x2E",
215        "EventName": "L2I_TLB_REFILL",
216        "BriefDescription": "Attributable Level 2 instruction TLB refill."
217    },
218    {
219        "PublicDescription": "Attributable Level 2 data or unified TLB access",
220        "EventCode": "0x2F",
221        "EventName": "L2D_TLB",
222        "BriefDescription": "Attributable Level 2 data or unified TLB access"
223    },
224    {
225        "PublicDescription": "Attributable Level 2 instruction TLB access.",
226        "EventCode": "0x30",
227        "EventName": "L2I_TLB",
228        "BriefDescription": "Attributable Level 2 instruction TLB access."
229    },
230    {
231        "PublicDescription": "Access to another socket in a multi-socket system",
232        "EventCode": "0x31",
233        "EventName": "REMOTE_ACCESS",
234        "BriefDescription": "Access to another socket in a multi-socket system"
235    },
236    {
237        "PublicDescription": "Access to data TLB causes a translation table walk",
238        "EventCode": "0x34",
239        "EventName": "DTLB_WALK",
240        "BriefDescription": "Access to data TLB causes a translation table walk"
241    },
242    {
243        "PublicDescription": "Access to instruction TLB that causes a translation table walk",
244        "EventCode": "0x35",
245        "EventName": "ITLB_WALK",
246        "BriefDescription": "Access to instruction TLB that causes a translation table walk"
247    },
248    {
249        "PublicDescription": "Attributable Last level cache memory read",
250        "EventCode": "0x36",
251        "EventName": "LL_CACHE_RD",
252        "BriefDescription": "Attributable Last level cache memory read"
253    },
254    {
255        "PublicDescription": "Last level cache miss, read",
256        "EventCode": "0x37",
257        "EventName": "LL_CACHE_MISS_RD",
258        "BriefDescription": "Last level cache miss, read"
259    },
260    {
261        "PublicDescription": "Level 1 data cache long-latency read miss.  The counter counts each memory read access counted by L1D_CACHE that incurs additional latency because it returns data from outside the Level 1 data or unified cache of this processing element.",
262        "EventCode": "0x39",
263        "EventName": "L1D_CACHE_LMISS_RD",
264        "BriefDescription": "Level 1 data cache long-latency read miss"
265    },
266    {
267        "PublicDescription": "Micro-operation architecturally executed.  The counter counts each operation counted by OP_SPEC that would be executed in a simple sequential execution of the program.",
268        "EventCode": "0x3A",
269        "EventName": "OP_RETIRED",
270        "BriefDescription": "Micro-operation architecturally executed"
271    },
272    {
273        "PublicDescription": "Micro-operation speculatively executed.  The counter counts the number of operations executed by the processing element, including those that are executed speculatively and would not be executed in a simple sequential execution of the program.",
274        "EventCode": "0x3B",
275        "EventName": "OP_SPEC",
276        "BriefDescription": "Micro-operation speculatively executed"
277    },
278    {
279        "PublicDescription": "No operation sent for execution.  The counter counts every attributable cycle on which no attributable instruction or operation was sent for execution on this processing element.",
280        "EventCode": "0x3C",
281        "EventName": "STALL",
282        "BriefDescription": "No operation sent for execution"
283    },
284    {
285        "PublicDescription": "No operation sent for execution on a slot due to the backend.  Counts each slot counted by STALL_SLOT where no attributable instruction or operation was sent for execution because the backend is unable to accept it.",
286        "EventCode": "0x3D",
287        "EventName": "STALL_SLOT_BACKEND",
288        "BriefDescription": "No operation sent for execution on a slot due to the backend"
289    },
290    {
291        "PublicDescription": "No operation sent for execution on a slot due to the frontend.  Counts each slot counted by STALL_SLOT where no attributable instruction or operation was sent for execution because there was no attributable instruction or operation available to issue from the processing element from the frontend for the slot.",
292        "EventCode": "0x3E",
293        "EventName": "STALL_SLOT_FRONTEND",
294        "BriefDescription": "No operation sent for execution on a slot due to the frontend"
295    },
296    {
297        "PublicDescription": "No operation sent for execution on a slot.  The counter counts on each attributable cycle the number of instruction or operation slots that were not occupied by an instruction or operation attributable to the processing element.",
298        "EventCode": "0x3F",
299        "EventName": "STALL_SLOT",
300        "BriefDescription": "No operation sent for execution on a slot"
301    },
302    {
303        "PublicDescription": "Constant frequency cycles.  The counter increments at a constant frequency equal to the rate of increment of the system counter, CNTPCT_EL0.",
304        "EventCode": "0x4004",
305        "EventName": "CNT_CYCLES",
306        "BriefDescription": "Constant frequency cycles"
307    },
308    {
309        "PublicDescription": "Memory stall cycles.  The counter counts each cycle counted by STALL_BACKEND where there is a cache miss in the last level of cache within the processing element clock domain",
310        "EventCode": "0x4005",
311        "EventName": "STALL_BACKEND_MEM",
312        "BriefDescription": "Memory stall cycles"
313    },
314    {
315        "PublicDescription": "Level 1 instruction cache long-latency read miss.  If the L1I_CACHE_RD event is implemented, the counter counts each access counted by L1I_CACHE_RD that incurs additional latency because it returns instructions from outside of the Level 1 instruction cache of this PE.  If the L1I_CACHE_RD event is not implemented, the counter counts each access counted by L1I_CACHE that incurs additional latency because it returns instructions from outside the Level 1 instruction cache of this PE.  The event indicates to software that the access missed in the Level 1 instruction cache and might have a significant performance impact due to the additional latency, compared to the latency of an access that hits in the Level 1 instruction cache.",
316        "EventCode": "0x4006",
317        "EventName": "L1I_CACHE_LMISS",
318        "BriefDescription": "Level 1 instruction cache long-latency read miss"
319    },
320    {
321        "PublicDescription": "Level 2 data cache long-latency read miss.  The counter counts each memory read access counted by L2D_CACHE that incurs additional latency because it returns data from outside the Level 2 data or unified cache of this processing element.  The event indicates to software that the access missed in the Level 2 data or unified cache and might have a significant performance impact compared to the latency of an access that hits in the Level 2 data or unified cache.",
322        "EventCode": "0x4009",
323        "EventName": "L2D_CACHE_LMISS_RD",
324        "BriefDescription": "Level 2 data cache long-latency read miss"
325    },
326    {
327        "PublicDescription": "Level 3 data cache long-latency read miss.  The counter counts each memory read access counted by L3D_CACHE that incurs additional latency because it returns data from outside the Level 3 data or unified cache of this processing element.  The event indicates to software that the access missed in the Level 3 data or unified cache and might have a significant performance impact compared to the latency of an access that hits in the Level 3 data or unified cache.",
328        "EventCode": "0x400B",
329        "EventName": "L3D_CACHE_LMISS_RD",
330        "BriefDescription": "Level 3 data cache long-latency read miss"
331    },
332    {
333        "PublicDescription": "SIMD Instruction architecturally executed.",
334        "EventCode": "0x8000",
335        "EventName": "SIMD_INST_RETIRED",
336        "BriefDescription": "SIMD Instruction architecturally executed."
337    },
338    {
339        "PublicDescription": "Instruction architecturally executed, SVE.",
340        "EventCode": "0x8002",
341        "EventName": "SVE_INST_RETIRED",
342        "BriefDescription": "Instruction architecturally executed, SVE."
343    },
344    {
345        "PublicDescription": "Microarchitectural operation, Operations speculatively executed.",
346        "EventCode": "0x8008",
347        "EventName": "UOP_SPEC",
348        "BriefDescription": "Microarchitectural operation, Operations speculatively executed."
349    },
350    {
351        "PublicDescription": "SVE Math accelerator Operations speculatively executed.",
352        "EventCode": "0x800E",
353        "EventName": "SVE_MATH_SPEC",
354        "BriefDescription": "SVE Math accelerator Operations speculatively executed."
355    },
356    {
357        "PublicDescription": "Floating-point Operations speculatively executed.",
358        "EventCode": "0x8010",
359        "EventName": "FP_SPEC",
360        "BriefDescription": "Floating-point Operations speculatively executed."
361    },
362    {
363        "PublicDescription": "Floating-point FMA Operations speculatively executed.",
364        "EventCode": "0x8028",
365        "EventName": "FP_FMA_SPEC",
366        "BriefDescription": "Floating-point FMA Operations speculatively executed."
367    },
368    {
369        "PublicDescription": "Floating-point reciprocal estimate Operations speculatively executed.",
370        "EventCode": "0x8034",
371        "EventName": "FP_RECPE_SPEC",
372        "BriefDescription": "Floating-point reciprocal estimate Operations speculatively executed."
373    },
374    {
375        "PublicDescription": "floating-point convert Operations speculatively executed.",
376        "EventCode": "0x8038",
377        "EventName": "FP_CVT_SPEC",
378        "BriefDescription": "floating-point convert Operations speculatively executed."
379    },
380    {
381        "PublicDescription": "Advanced SIMD and SVE integer Operations speculatively executed.",
382        "EventCode": "0x8043",
383        "EventName": "ASE_SVE_INT_SPEC",
384        "BriefDescription": "Advanced SIMD and SVE integer Operations speculatively executed."
385    },
386    {
387        "PublicDescription": "SVE predicated Operations speculatively executed.",
388        "EventCode": "0x8074",
389        "EventName": "SVE_PRED_SPEC",
390        "BriefDescription": "SVE predicated Operations speculatively executed."
391    },
392    {
393        "PublicDescription": "SVE MOVPRFX Operations speculatively executed.",
394        "EventCode": "0x807C",
395        "EventName": "SVE_MOVPRFX_SPEC",
396        "BriefDescription": "SVE MOVPRFX Operations speculatively executed."
397    },
398    {
399        "PublicDescription": "SVE MOVPRFX unfused Operations speculatively executed.",
400        "EventCode": "0x807F",
401        "EventName": "SVE_MOVPRFX_U_SPEC",
402        "BriefDescription": "SVE MOVPRFX unfused Operations speculatively executed."
403    },
404    {
405        "PublicDescription": "Advanced SIMD and SVE load Operations speculatively executed.",
406        "EventCode": "0x8085",
407        "EventName": "ASE_SVE_LD_SPEC",
408        "BriefDescription": "Advanced SIMD and SVE load Operations speculatively executed."
409    },
410    {
411        "PublicDescription": "Advanced SIMD and SVE store Operations speculatively executed.",
412        "EventCode": "0x8086",
413        "EventName": "ASE_SVE_ST_SPEC",
414        "BriefDescription": "Advanced SIMD and SVE store Operations speculatively executed."
415    },
416    {
417        "PublicDescription": "Prefetch Operations speculatively executed.",
418        "EventCode": "0x8087",
419        "EventName": "PRF_SPEC",
420        "BriefDescription": "Prefetch Operations speculatively executed."
421    },
422    {
423        "PublicDescription": "General-purpose register load Operations speculatively executed.",
424        "EventCode": "0x8089",
425        "EventName": "BASE_LD_REG_SPEC",
426        "BriefDescription": "General-purpose register load Operations speculatively executed."
427    },
428    {
429        "PublicDescription": "General-purpose register store Operations speculatively executed.",
430        "EventCode": "0x808A",
431        "EventName": "BASE_ST_REG_SPEC",
432        "BriefDescription": "General-purpose register store Operations speculatively executed."
433    },
434    {
435        "PublicDescription": "SVE unpredicated load register Operations speculatively executed.",
436        "EventCode": "0x8091",
437        "EventName": "SVE_LDR_REG_SPEC",
438        "BriefDescription": "SVE unpredicated load register Operations speculatively executed."
439    },
440    {
441        "PublicDescription": "SVE unpredicated store register Operations speculatively executed.",
442        "EventCode": "0x8092",
443        "EventName": "SVE_STR_REG_SPEC",
444        "BriefDescription": "SVE unpredicated store register Operations speculatively executed."
445    },
446    {
447        "PublicDescription": "SVE load predicate register Operations speculatively executed.",
448        "EventCode": "0x8095",
449        "EventName": "SVE_LDR_PREG_SPEC",
450        "BriefDescription": "SVE load predicate register Operations speculatively executed."
451    },
452    {
453        "PublicDescription": "SVE store predicate register Operations speculatively executed.",
454        "EventCode": "0x8096",
455        "EventName": "SVE_STR_PREG_SPEC",
456        "BriefDescription": "SVE store predicate register Operations speculatively executed."
457    },
458    {
459        "PublicDescription": "SVE contiguous prefetch element Operations speculatively executed.",
460        "EventCode": "0x809F",
461        "EventName": "SVE_PRF_CONTIG_SPEC",
462        "BriefDescription": "SVE contiguous prefetch element Operations speculatively executed."
463    },
464    {
465        "PublicDescription": "Advanced SIMD and SVE contiguous load multiple vector Operations speculatively executed.",
466        "EventCode": "0x80A5",
467        "EventName": "ASE_SVE_LD_MULTI_SPEC",
468        "BriefDescription": "Advanced SIMD and SVE contiguous load multiple vector Operations speculatively executed."
469    },
470    {
471        "PublicDescription": "Advanced SIMD and SVE contiguous store multiple vector Operations speculatively executed.",
472        "EventCode": "0x80A6",
473        "EventName": "ASE_SVE_ST_MULTI_SPEC",
474        "BriefDescription": "Advanced SIMD and SVE contiguous store multiple vector Operations speculatively executed."
475    },
476    {
477        "PublicDescription": "SVE gather-load Operations speculatively executed.",
478        "EventCode": "0x80AD",
479        "EventName": "SVE_LD_GATHER_SPEC",
480        "BriefDescription": "SVE gather-load Operations speculatively executed."
481    },
482    {
483        "PublicDescription": "SVE scatter-store Operations speculatively executed.",
484        "EventCode": "0x80AE",
485        "EventName": "SVE_ST_SCATTER_SPEC",
486        "BriefDescription": "SVE scatter-store Operations speculatively executed."
487    },
488    {
489        "PublicDescription": "SVE gather-prefetch Operations speculatively executed.",
490        "EventCode": "0x80AF",
491        "EventName": "SVE_PRF_GATHER_SPEC",
492        "BriefDescription": "SVE gather-prefetch Operations speculatively executed."
493    },
494    {
495        "PublicDescription": "SVE First-fault load Operations speculatively executed.",
496        "EventCode": "0x80BC",
497        "EventName": "SVE_LDFF_SPEC",
498        "BriefDescription": "SVE First-fault load Operations speculatively executed."
499    },
500    {
501        "PublicDescription": "Scalable floating-point element Operations speculatively executed.",
502        "EventCode": "0x80C0",
503        "EventName": "FP_SCALE_OPS_SPEC",
504        "BriefDescription": "Scalable floating-point element Operations speculatively executed."
505    },
506    {
507        "PublicDescription": "Non-scalable floating-point element Operations speculatively executed.",
508        "EventCode": "0x80C1",
509        "EventName": "FP_FIXED_OPS_SPEC",
510        "BriefDescription": "Non-scalable floating-point element Operations speculatively executed."
511    },
512    {
513        "PublicDescription": "Scalable half-precision floating-point element Operations speculatively executed.",
514        "EventCode": "0x80C2",
515        "EventName": "FP_HP_SCALE_OPS_SPEC",
516        "BriefDescription": "Scalable half-precision floating-point element Operations speculatively executed."
517    },
518    {
519        "PublicDescription": "Non-scalable half-precision floating-point element Operations speculatively executed.",
520        "EventCode": "0x80C3",
521        "EventName": "FP_HP_FIXED_OPS_SPEC",
522        "BriefDescription": "Non-scalable half-precision floating-point element Operations speculatively executed."
523    },
524    {
525        "PublicDescription": "Scalable single-precision floating-point element Operations speculatively executed.",
526        "EventCode": "0x80C4",
527        "EventName": "FP_SP_SCALE_OPS_SPEC",
528        "BriefDescription": "Scalable single-precision floating-point element Operations speculatively executed."
529    },
530    {
531        "PublicDescription": "Non-scalable single-precision floating-point element Operations speculatively executed.",
532        "EventCode": "0x80C5",
533        "EventName": "FP_SP_FIXED_OPS_SPEC",
534        "BriefDescription": "Non-scalable single-precision floating-point element Operations speculatively executed."
535    },
536    {
537        "PublicDescription": "Scalable double-precision floating-point element Operations speculatively executed.",
538        "EventCode": "0x80C6",
539        "EventName": "FP_DP_SCALE_OPS_SPEC",
540        "BriefDescription": "Scalable double-precision floating-point element Operations speculatively executed."
541    },
542    {
543        "PublicDescription": "Non-scalable double-precision floating-point element Operations speculatively executed.",
544        "EventCode": "0x80C7",
545        "EventName": "FP_DP_FIXED_OPS_SPEC",
546        "BriefDescription": "Non-scalable double-precision floating-point element Operations speculatively executed."
547    }
548]
549