1[
2    {
3        "CollectPEBSRecord": "2",
4        "PublicDescription": "Counts page walks completed due to demand data loads (including SW prefetches) whose address translations missed in all TLB levels and were mapped to 4K pages.  The page walks can end with or without a page fault.",
5        "EventCode": "0x08",
6        "Counter": "0,1,2,3",
7        "UMask": "0x2",
8        "PEBScounters": "0,1,2,3",
9        "EventName": "DTLB_LOAD_MISSES.WALK_COMPLETED_4K",
10        "PDIR_COUNTER": "na",
11        "SampleAfterValue": "200003",
12        "BriefDescription": "Page walk completed due to a demand load to a 4K page."
13    },
14    {
15        "CollectPEBSRecord": "2",
16        "PublicDescription": "Counts page walks completed due to demand data loads (including SW prefetches) whose address translations missed in all TLB levels and were mapped to 2M or 4M pages.  The page walks can end with or without a page fault.",
17        "EventCode": "0x08",
18        "Counter": "0,1,2,3",
19        "UMask": "0x4",
20        "PEBScounters": "0,1,2,3",
21        "EventName": "DTLB_LOAD_MISSES.WALK_COMPLETED_2M_4M",
22        "PDIR_COUNTER": "na",
23        "SampleAfterValue": "200003",
24        "BriefDescription": "Page walk completed due to a demand load to a 2M or 4M page."
25    },
26    {
27        "CollectPEBSRecord": "2",
28        "PublicDescription": "Counts page walks completed due to demand data stores whose address translations missed in the TLB and were mapped to 4K pages.  The page walks can end with or without a page fault.",
29        "EventCode": "0x49",
30        "Counter": "0,1,2,3",
31        "UMask": "0x2",
32        "PEBScounters": "0,1,2,3",
33        "EventName": "DTLB_STORE_MISSES.WALK_COMPLETED_4K",
34        "PDIR_COUNTER": "na",
35        "SampleAfterValue": "2000003",
36        "BriefDescription": "Page walk completed due to a demand data store to a 4K page."
37    },
38    {
39        "CollectPEBSRecord": "2",
40        "PublicDescription": "Counts page walks completed due to demand data stores whose address translations missed in the TLB and were mapped to 2M or 4M pages.  The page walks can end with or without a page fault.",
41        "EventCode": "0x49",
42        "Counter": "0,1,2,3",
43        "UMask": "0x4",
44        "PEBScounters": "0,1,2,3",
45        "EventName": "DTLB_STORE_MISSES.WALK_COMPLETED_2M_4M",
46        "PDIR_COUNTER": "na",
47        "SampleAfterValue": "2000003",
48        "BriefDescription": "Page walk completed due to a demand data store to a 2M or 4M page."
49    },
50    {
51        "CollectPEBSRecord": "2",
52        "PublicDescription": "Counts the number of times the machine was unable to find a translation in the Instruction Translation Lookaside Buffer (ITLB) and new translation was filled into the ITLB.  The event is speculative in nature, but will not count translations (page walks) that are begun and not finished, or translations that are finished but not filled into the ITLB.",
53        "EventCode": "0x81",
54        "Counter": "0,1,2,3",
55        "UMask": "0x4",
56        "PEBScounters": "0,1,2,3",
57        "EventName": "ITLB.FILLS",
58        "PDIR_COUNTER": "na",
59        "SampleAfterValue": "200003",
60        "BriefDescription": "Counts the number of times there was an ITLB miss and a new translation was filled into the ITLB."
61    },
62    {
63        "CollectPEBSRecord": "2",
64        "PublicDescription": "Counts page walks completed due to instruction fetches whose address translations missed in the TLB and were mapped to 4K pages.  The page walks can end with or without a page fault.",
65        "EventCode": "0x85",
66        "Counter": "0,1,2,3",
67        "UMask": "0x2",
68        "PEBScounters": "0,1,2,3",
69        "EventName": "ITLB_MISSES.WALK_COMPLETED_4K",
70        "PDIR_COUNTER": "na",
71        "SampleAfterValue": "2000003",
72        "BriefDescription": "Page walk completed due to an instruction fetch in a 4K page."
73    },
74    {
75        "CollectPEBSRecord": "2",
76        "PublicDescription": "Counts page walks completed due to instruction fetches whose address translations missed in the TLB and were mapped to 2M or 4M pages.  The page walks can end with or without a page fault.",
77        "EventCode": "0x85",
78        "Counter": "0,1,2,3",
79        "UMask": "0x4",
80        "PEBScounters": "0,1,2,3",
81        "EventName": "ITLB_MISSES.WALK_COMPLETED_2M_4M",
82        "PDIR_COUNTER": "na",
83        "SampleAfterValue": "2000003",
84        "BriefDescription": "Page walk completed due to an instruction fetch in a 2M or 4M page."
85    }
86]