Name |
Date |
Size |
#Lines |
LOC |
||
|---|---|---|---|---|---|---|
| .. | 18-Mar-2022 | - | ||||
| Kconfig | A D | 18-Mar-2022 | 240 | 18 | 11 | |
| MAINTAINERS | A D | 18-Mar-2022 | 353 | 13 | 11 | |
| Makefile | A D | 18-Mar-2022 | 125 | 8 | 3 | |
| README | A D | 18-Mar-2022 | 2.7 KiB | 77 | 71 | |
| ddr.c | A D | 18-Mar-2022 | 306 | 21 | 11 | |
| eth.c | A D | 18-Mar-2022 | 2.8 KiB | 119 | 89 | |
| ls1046afrwy.c | A D | 18-Mar-2022 | 5.5 KiB | 246 | 182 |
README
1Overview 2-------- 3The LS1046A Freeway Board (iFRWY) is a high-performance computing, 4evaluation, and development platform that supports the QorIQ LS1046A 5LayerScape Architecture processor. The FRWY-LS1046A provides SW development 6platform for the Freescale LS1046A processor series, with a complete 7debugging environment. The FRWY-LS1046A is lead-free and RoHS-compliant. 8 9LS1046A SoC Overview 10-------------------- 11Please refer arch/arm/cpu/armv8/fsl-layerscape/doc/README.soc for LS1046A 12SoC overview. 13 14 FRWY-LS1046A board Overview 15 ----------------------- 16 - SERDES1 Connections, 4 lanes supporting: 17 - Lane0: Unused 18 - Lane1: Unused 19 - Lane2: QSGMII 20 - Lane3: Unused 21 - SERDES2 Connections, 4 lanes supporting: 22 - Lane0: Unused 23 - Lane1: PCIe3 with PCIe x1 slot 24 - Lane2: Unused 25 - Lane3: PCIe3 with PCIe x1 slot 26 - DDR Controller 27 - 8GB 64bits DDR4 SDRAM. Support rates of up to 2133MT/s 28 -IFC/Local Bus 29 - One 512 MB NAND flash with ECC support 30 - USB 3.0 31 - Two Type A port 32 - SDHC: connects directly to a full microSD slot 33 - QSPI: 64 MB high-speed flash Memory for boot code and storage 34 - 4 I2C controllers 35 - UART 36 - Two 4-pin serial ports at up to 115.2 Kbit/s 37 - Two DB9 D-Type connectors supporting one Serial port each 38 - ARM JTAG support 39 40Memory map from core's view 41---------------------------- 42Start Address End Address Description Size 430x00_0000_0000 - 0x00_000F_FFFF Secure Boot ROM 1MB 440x00_0100_0000 - 0x00_0FFF_FFFF CCSRBAR 240MB 450x00_1000_0000 - 0x00_1000_FFFF OCRAM0 64KB 460x00_1001_0000 - 0x00_1001_FFFF OCRAM1 64KB 470x00_2000_0000 - 0x00_20FF_FFFF DCSR 16MB 480x00_7E80_0000 - 0x00_7E80_FFFF IFC - NAND Flash 64KB 490x00_7FB0_0000 - 0x00_7FB0_0FFF IFC - CPLD 4KB 500x00_8000_0000 - 0x00_FFFF_FFFF DRAM1 2GB 510x05_0000_0000 - 0x05_07FF_FFFF QMAN S/W Portal 128M 520x05_0800_0000 - 0x05_0FFF_FFFF BMAN S/W Portal 128M 530x08_8000_0000 - 0x09_FFFF_FFFF DRAM2 6GB 540x40_0000_0000 - 0x47_FFFF_FFFF PCI Express1 32G 550x48_0000_0000 - 0x4F_FFFF_FFFF PCI Express2 32G 560x50_0000_0000 - 0x57_FFFF_FFFF PCI Express3 32G 57 58QSPI flash map: 59Start Address End Address Description Size 600x00_4000_0000 - 0x00_400F_FFFF RCW + PBI + BL2 1MB 610x00_4010_0000 - 0x00_404F_FFFF FIP Image 62 (Bl31 + BL32(optee. 63 bin) + Bl33(uboot) 64 + headers for secure 65 boot) 4MB 660x00_4050_0000 - 0x00_405F_FFFF Boot Firmware Env 1MB 670x00_4060_0000 - 0x00_408F_FFFF Secure boot headers 3MB 680x00_4090_0000 - 0x00_4093_FFFF FMan ucode 256KB 690x00_4094_0000 - 0x00_4097_FFFF QE/uQE firmware 256KB 700x00_409C_0000 - 0x00_409F_FFFF Reserved 256KB 710x00_4100_0000 - 0x00_43FF_FFFF FIT Image 48MB 72 73Booting Options 74--------------- 75a) QSPI boot 76b) microSD boot 77