SQDMLSLT (indexed)

Signed saturating doubling multiply-subtract long from accumulator (top, indexed)

Multiply then double the odd-numbered signed elements within each 128-bit segment of the first source vector and the specified signed element in the corresponding second source vector segment. Each intermediate value is saturated to the double-width N-bit value's signed integer range -2(N-1) to (2(N-1) )-1. Then destructively subtract from the overlapping double-width elements of the addend and destination vector. Each destination element is saturated to the double-width N-bit element's signed integer range -2(N-1) to (2(N-1) )-1.

The elements within the second source vector are specified using an immediate index which selects the same element position within each 128-bit vector segment. The index range is from 0 to one less than the number of elements per 128-bit segment, encoded in 2 or 3 bits depending on the size of the element.

It has encodings from 2 classes: 32-bit and 64-bit

32-bit

313029282726252423222120191817161514131211109876543210
01000100101i3hZm0011i3l1ZnZda
size<1>size<0>ST

SQDMLSLT <Zda>.S, <Zn>.H, <Zm>.H[<imm>]

if !HaveSVE2() && !HaveSME() then UNDEFINED; integer esize = 16; integer index = UInt(i3h:i3l); integer n = UInt(Zn); integer m = UInt(Zm); integer da = UInt(Zda); integer sel = 1;

64-bit

313029282726252423222120191817161514131211109876543210
01000100111i2hZm0011i2l1ZnZda
size<1>size<0>ST

SQDMLSLT <Zda>.D, <Zn>.S, <Zm>.S[<imm>]

if !HaveSVE2() && !HaveSME() then UNDEFINED; integer esize = 32; integer index = UInt(i2h:i2l); integer n = UInt(Zn); integer m = UInt(Zm); integer da = UInt(Zda); integer sel = 1;

Assembler Symbols

<Zda>

Is the name of the third source and destination scalable vector register, encoded in the "Zda" field.

<Zn>

Is the name of the first source scalable vector register, encoded in the "Zn" field.

<Zm>

For the 32-bit variant: is the name of the second source scalable vector register Z0-Z7, encoded in the "Zm" field.

For the 64-bit variant: is the name of the second source scalable vector register Z0-Z15, encoded in the "Zm" field.

<imm>

For the 32-bit variant: is the element index, in the range 0 to 7, encoded in the "i3h:i3l" fields.

For the 64-bit variant: is the element index, in the range 0 to 3, encoded in the "i2h:i2l" fields.

Operation

CheckSVEEnabled(); integer elements = VL DIV (2 * esize); integer eltspersegment = 128 DIV (2 * esize); bits(VL) operand1 = Z[n]; bits(VL) operand2 = Z[m]; bits(VL) result = Z[da]; for e = 0 to elements-1 integer s = e - (e MOD eltspersegment); integer element1 = SInt(Elem[operand1, 2 * e + sel, esize]); integer element2 = SInt(Elem[operand2, 2 * s + index, esize]); integer element3 = SInt(Elem[result, e, 2*esize]); integer product = SInt(SignedSat(2 * element1 * element2, 2*esize)); integer res = element3 - product; Elem[result, e, 2*esize] = SignedSat(res, 2*esize); Z[da] = result;

Operational information

This instruction might be immediately preceded in program order by a MOVPRFX instruction. The MOVPRFX instruction must conform to all of the following requirements, otherwise the behavior of the MOVPRFX and this instruction is unpredictable:


Internal version only: isa v33.11seprel, AdvSIMD v29.05, pseudocode v2021-09_rel, sve v2021-09_rc3d ; Build timestamp: 2021-10-06T11:41

Copyright © 2010-2021 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.